



FACSIMILE COVER SHEET

☑ ORIGINAL WILL NOT FOLLOW

ORIGINAL WILL FOLLOW BY:

Patents, Trademarks and Related Matters
Killworth, Gottman, Hagan & Schaeff, L.L.P.

One Dayton Centre
One South Main Street, Suite 500
Dayton, Ohio 45402-2023

937.223.2050 Fax | 937.223.0724 E-mail | kghs@kghs.com www.KGHS.com

FAX RECEIVED

MAR 2 1 2003

TECHNOLOGY CENTER 2800

REGULAR MAIL

EXPRESS MAIL

TO: Examiner Ginette Peralta

Company: Assistant Commissioner for Patents

Fax No.: 703/872-9318

FROM: Julie G. Cope, Reg. No. 48,624/2mm

Date: March 21, 2003

Pages: 9

(including cover page)

Our Docket No.: MIO 0024 PA

Transmission No.:

Remarks:

U.S. Patent Application Serial No. 08/915,658

OFFICIAL

OFFICIAL

OFFICIAL

CONFIDENTIAL FACSIMILE COMMUNICATIONS

The information contained in this facsimile message, and any and all accompanying documents, constitutes confidential information which is the property of Killworth, Gottman, Hagan & Schaeff. If you are not the intended recipient of this information, any disclosure, copying, distribution, or taking of any action in reliance on this information, is strictly prohibited. If you have received this facsimile message in error, please notify us immediately to make arrangements for its return to us. Thank you.

21002/009

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of

Applicant

: Jigish D. Trivedi

Serial No.

: 08/915,658

Filed Title

: August 21, 1997

AND

: LOW RESISTANCE METAL SILICIDE LOCAL INTERCONNECTS METHOD OF MAKING

FC:1202

07 - 01 (20)

Docket Examiner : MIO 0024 PA : G. Peralta

Art Unit

: 2814

I hereby certify that this paper is being facsimile transmitted to the Patent and Tindemark Office (Pax, No. 703/872-9318) on Morch 21, 2003.

CRITIFICATE OF FACSIMILE TRANSMISSION

FAX RECEIVED

Assistant Commissioner for Patents

Washington, D.C. 20231

MAR 2 1 2003

TECHNOLOGY CENTER 2800

AMENDMENT

(abe: 04/08/08) This Kimendment is being filed in response to the office action mailed on January 2, 2003. Reconstitution is respectfully requested in light of the amendments and remarks below.

CLEAN VERSION OF THE AMENDMENTS

A version of the amendments showing the markings is provided in a separate appendix attached to this paper.

31. (Amended) A local interconnect comprising:

a composite structure comprising a first metal silicide, a second metal silicide and an intermetallic compound separating said first metal silicide from said second metal silicide, wherein said intermetallic compound comprises metal from said first metal silicide and metal from said second metal silicide, wherein said intermetallic compound contains no non-metallic materials.

35. (Amended) A local interconnect for connecting a first active semiconductor region to a second active semiconductor region on a substrate assembly, said first and second active semiconductor regions being separated by an insulating region, said local interconnect comprising:

용용

00000001 08915658

PUMPL KER

Serial No. 08/915,658 Atty. Docket No. MIO 0024 PA

a composite structure comprising a first refractory metal silicide, a second refractory metal silicide and an intermetallic compound separating said first refractory metal silicide from said second refractory metal silicide, wherein said intermetallic compound comprises refractory metal from said first refractory metal silicide and refractory metal from said second refractory metal silicide, said refractory metal from said first refractory metal silicide being different from said refractory metal from said second refractor metal silicide, wherein said intermetallic compound contains no non-metallic materials.

37. (Amended) A semiconductor device comprising:

a substrate assembly having at least one semiconductor layer;

at least one field effect transistor formed in said at least one semiconductor layer, said least one field effect transistor having a source, a drain and a gate; and

a local interconnect for connecting at least one of said source, said drain and said gate to another active area within said substrate assembly, said local interconnect comprising a composite structure comprising a first refractory metal silicide, a second refractory metal silicide and an intermetallic compound separating said first refractory metal silicide from said second refractory metal silicide, wherein said intermetallic compound comprises refractory metal from said first refractory metal silicide and refractory metal from said second refractory metal silicide, wherein said intermetallic compound contains no non-metallic materials.

38. (Amended) A memory array comprising:

a plurality of memory cells arranged in rows and columns and formed on a substrate assembly having at least one semiconductor layer, each of said plurality of memory cells comprising at least one field effect transistor; and

at least one local interconnect for connecting at least one of a source, a drain and a gate of said at least one field effect transistor in one of said plurality of memory cells to one of an active area within said one memory cell or to one of a source, a drain and a gate of said at least one field effect transistor in another one of said plurality of memory cells, said local interconnect comprising a composite structure comprising a first refractory